

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO.                           | FILING DATE         | FIRST NAMED INVENTOR    | ATTORNEY DOCKET NO.   | CONFIRMATION NO |
|---|---------------------|-------------------------|-----------------------|-----------------|
| 10/540,596                                | 06/23/2005          | Nobuji Negishi          | JP 020031             | 9077            |
| 24737                                     | 7590 08/22/2006     |                         | EXAMINER              |                 |
| PHILIPS INTELLECTUAL PROPERTY & STANDARDS |                     |                         | ELAMIN, ABDELMONIEM I |                 |
| P.O. BOX 300<br>BRIARCLIFI                | JFF MANOR, NY 10510 |                         | ART UNIT              | PAPER NUMBER    |
|   |                     |                         | 2116                  |                 |
|   |                     | DATE MAILED: 08/22/2006 |                       |                 |

Please find below and/or attached an Office communication concerning this application or proceeding.

|   |   | Application No.   | Applicant(s)  |  |  |  |  |
|---|---|---|---|--|--|--|--|
| Office Action Summary   |   | 10/540,596  | NEGISHI ET AL.  |  |  |  |  |
|   |   | Examiner  | Art Unit  |  |  |  |  |
|   |   | Abdelmoniem Elamin  | 2116  |  |  |  |  |
|   | The MAILING DATE of this communication app  | ears on the cover sheet with the c  | orrespondence address   |  |  |  |  |
| Period fo   | • •   |   |   |  |  |  |  |
| WHIC<br>- Exter<br>after<br>- If NC<br>- Failu<br>Any   | ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DAnsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION<br>36(a). In no event, however, may a reply be time<br>rill apply and will expire SIX (6) MONTHS from<br>cause the application to become ABANDONE | I.  lely filed  the mailing date of this communication.  D (35 U.S.C. § 133). |  |  |  |  |
| Status  |   |   |   |  |  |  |  |
| 1)[🛛  | Responsive to communication(s) filed on 23 Ju   | ine 2005.   | ,   |  |  |  |  |
| ·   | This action is <b>FINAL</b> . 2b)⊠ This action is non-final.  |   |   |  |  |  |  |
| 3)[   | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is   |   |   |  |  |  |  |
| closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.   |   |   |   |  |  |  |  |
| Dispositi   | on of Claims  |   |   |  |  |  |  |
| <ul> <li>4) ☐ Claim(s) 1-9 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5) ☐ Claim(s) is/are allowed.</li> <li>6) ☐ Claim(s) 1-6 and 9 is/are rejected.</li> </ul> |   |   |   |  |  |  |  |
| 7)⊠   | ☐ Claim(s) <u>7 and 8</u> is/are objected to.   |   |   |  |  |  |  |
| 8)□   | Claim(s) are subject to restriction and/or  | r election requirement.   |   |  |  |  |  |
| Applicati   | on Papers   |   |   |  |  |  |  |
| 10)   | The specification is objected to by the Examine The drawing(s) filed on is/are: a) access applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex   | epted or b) objected to by the bedrewing(s) be held in abeyance. See ion is required if the drawing(s) is obj   | e 37 CFR 1.85(a).<br>ected to. See 37 CFR 1.121(d).                           |  |  |  |  |
| Priority ι  | ınder 35 U.S.C. § 119   |   |   |  |  |  |  |
| 12)[<br>a)[   | Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority documents  2. Certified copies of the priority documents  3. Copies of the certified copies of the prior application from the International Bureau  See the attached detailed Office action for a list  | s have been received. s have been received in Applicati ity documents have been receive I (PCT Rule 17.2(a)).   | on No ed in this National Stage   |  |  |  |  |
| Attachmen   | t(s)<br>e of References Cited (PTO-892)   | 4) 🔲 Interview Summary  | (PTO-413)   |  |  |  |  |
| 2) 🔲 Notic<br>3) 🔯 Infor  | the of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 1/23/06.   | Paper No(s)/Mail Da   |   |  |  |  |  |

Application/Control Number: 10/540,596 Page 2

Art Unit: 2116

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-6, 9 are rejected under 35 U.S.C. 102(b) as being anticipated by Nakao, EU. Patent No. 0524712 A2 (cited by Applicant).
- 3. Claim 1, Nakao teaches circuit device comprising:
- a first delay circuit for outputting data in response to a pulse of a clock signal [31 of Fig. 4]; and

a signal processing circuit for processing said outputted data from said first delay circuit, a signal processing circuit comprising a second delay circuit for outputting data in response to said pulse of said clock signal [FF 32 of Fig. 4],

wherein said circuit device comprises a control circuit [XOR 62, NAND 52 of Fig. 4] for controlling whether said second delay circuit should be supplied with said pulse of said clock signal on the basis of whether outputted data from said first delay circuit in response to said pulse of said clock signal is equal to data to be outputted from said first delay circuit in response to the next pulse [see Fig. 5 and related discussion, also see col. 4, lines 38].

4. Claim 2, Nakao teaches said signal processing circuit comprises a plurality of said second delay circuits, and wherein at least two second delay circuits of said plurality of second delay circuits are cascaded [see Fig. 5].

Art Unit: 2116

5. Claim 3, Nakao teaches each of said at least two second delay circuits comprises a

plurality of data inputting portions for receiving data [input D of Fig. 4] and a plurality of data

outputting portions for outputting data [output Q of FF, Fig. 4].

Claim 4, Nakao teaches said signal processing circuit comprises a plurality of said second

delay circuits [FF 32-34], and wherein said signal processing circuit further comprises a logic

circuit having an inputting portion for receiving outputted data from one second delay circuit of

said plurality of second delay circuits and an outputting portion for outputting data to another

second delay circuit of said plurality of second delay circuits [seethe input D and output Q of

Fig. 4].

6.

7. Claim 5, Nakao teaches said one second delay circuit has a plurality of data outputting

portions, wherein said another second delay circuit has a plurality of data inputting portions, and

wherein said logic circuit has a plurality of inputting portions for receiving outputted data from

said plurality of data outputting portions of said one second delay circuit and a plurality of

outputting potions for outputting data to said plurality of data inputting portions of said another

second delay circuit.

8. Claim 6, Nakao teaches said control circuit comprises: a deciding circuit for deciding

whether said second delay circuit should be supplied with said pulse of said clock signal on the

basis of whether said outputted data from said first delay circuit in response to said pulse of said

clock signal is equal to said data to be outputted from said first delay circuit in response to the

next pulse [XOR 62 of Fig. 4]; and a clock driver for allowing or blocking supply of said pulse of

said clock signal to said second delay circuit in accordance with a decision of said deciding

circuit [NAND 52 of Fig. 4].

Application/Control Number: 10/540,596 Page 4

Art Unit: 2116

9. Claim 9, Nakao teaches each of said first delay circuits and second delay circuits is

constructed by one or more D flip-flops [D flip-flops 31-34 of Fig. 4].

Allowable Subject Matter

10. Claims 7-8 are objected to as being dependent upon a rejected base claim, but would be

allowable if rewritten in independent form including all of the limitations of the base claim and

any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Abdelmoniem Elamin whose telephone number is 571-2727-

3674. The examiner can normally be reached on MON - THUR 10:00 AM - 6::00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne Browne can be reached on 571-272-3670. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Abdelmeniem Elamin Primary Examiner Art Unit 2116

August 20, 2006